Leaderboard Contact
tsugu
COMPLETE 100%

ARCHITECTURE LEVELS

LEVEL GATE DELAY CYCLE
IPC Instructions per cycle
ENERGY
Overture
14.5K 14,510
60
25.0K 25,000
1.00
21.7B 21,765,000,000

PROGRAMMING LEVELS

LEVEL GATE DELAY CYCLE ENERGY
Circumference
14.5K 14,510
60 12
10.4M 10,447,200
Mod 4
14.5K 14,510
60 5
4.35M 4,353,000
Code Breaker
14.5K 14,510
60 1,024
891M 891,494,400
The Maze
14.5K 14,510
60 1,991
1.73B 1,733,364,600
Nim
1.82B 1,828,738,251
169 12
3.70T 3,708,681,173,028
Random Number Generator
1.82B 1,828,738,251
169 520
160T 160,709,517,497,880
Delicious order
1.82B 1,828,738,251
169 1,213
374T 374,885,855,240,247
Capitalize
1.82B 1,828,738,251
169 505
156T 156,073,666,031,595
Tower of Hanoi
1.82B 1,828,738,251
169 1,026
317T 317,092,240,293,894

COMPONENT LEVELS

LEVEL GATE DELAY ENERGY
NOT Gate
1
1
1
XOR Gate
3
2
6
Bigger OR Gate
2
2
4
Bigger AND Gate
2
2
4
XNOR Gate
4
3
12
Half Adder
4
2
8
Full Adder
9
4
36
Bit Inverter
3
2
6
Byte NOT
8
1
8
Byte NAND
8
1
8
Adding Bytes
72
32
2,304
Multiplexer
33
2
66
Saving Gracefully
10
5
50
Signed Negator
80
33
2,640
Saving Bytes
80
5
400
Counter
185
39
7,215
1 Bit Decoder
1
1
1
2 Bit Decoder
8
2
16
3 Bit Decoder
63
6
378
Little Box
488
7
3,416
Arithmetic Logic Unit (ALU) 1
132
4
528
Arithmetic Logic Unit (ALU) 2
367
34
12.4K 12,478
Conditions
15
9
135
Punchcard Programming
14.5K 14,510
60
870K 870,600
Assembly Programming
14.5K 14,510
60
870K 870,600
Byte Constant
0
0
0
Byte XOR
24
2
48
Equality
31
5
155
Unsigned Less
81
34
2,754
Signed Less
83
35
2,905
LSR
191
7
1,337
Count leading zeroes
264
16
4,224
ASR
191
7
1,337
One-hot Encoding
191
7
1,337
Comparison Flags
854
140
119K 119,560
Symphony ALU
6,339
141
893K 893,799
Condition Match
8
5
40
Objective Beauty
28
8
224
Divide
1,624
289
469K 469,336
Modulo
1,552
288
446K 446,976
Multiply
704
257
180K 180,928