Leaderboard Player projects FAQ Contact
SeLetro
COMPLETE 57%

COMPLETED ARCHITECTURE LEVELS

LEVEL GATE DELAY TICK ENERGY
Circumference
14.6K 14,670
76 12
13.3M 13,379,040

COMPLETED LEVELS

LEVEL GATE DELAY ENERGY
NOT Gate
1
1
1
XOR Gate
3
2
6
Bigger OR Gate
2
2
4
Bigger AND Gate
2
2
4
XNOR Gate
4
3
12
Half Adder
4
2
8
Full Adder
9
4
36
Bit inverter
3
2
6
Byte NOT
8
1
8
Byte NAND
8
1
8
Adding Bytes
72
32
2,304
Multiplexer
33
2
66
Saving Gracefully
10
5
50
Signed Negator
80
33
2,640
Saving Bytes
80
5
400
Counter
185
38
7,030
1 Bit Decoder
1
1
1
2 Bit Decoder
6
2
12
3 Bit Decoder
36
4
144
Little Box
472
10
4,720
Arithmetic Logic Unit (ALU) 1
100
3
300
Arithmetic Logic Unit (ALU) 2
388
66
25.6K 25,608
Conditions
245
14
3,430
Punchcard Programming
14.6K 14,670
76
1.11M 1,114,920
Assembly Programming
14.6K 14,670
76
1.11M 1,114,920